### BEE 271 Digital circuits and systems Spring 2017 Lecture 14: FSMs, memories, FPGAs

Nicole Hamilton

<https://faculty.washington.edu/kd1uj>

# Memory

Appears in several forms in a hierarchy of performance and capacities in a modern machine:

- *1. Individual flip-flops and counters* used within a module.
- *2. Pipeline registers* that hold the state of an instruction as it's passed from one stage of the processor's pipeline to the next.
- *3. Register files*, groups of perhaps 16 or 32 registers, each the word length of the processor (e.g., 32 bits) and available to the programmer via the instruction set.
- *4. Cache*, typically fast static RAM (i.e., latches) used to buffer data in and out of main memory.
- *5. Main memory*, typically SDRAM, which stores data as small electrical charges on tiny capacitors and which must be refreshed constantly.
- *6. Non-volatile storage*, e.g., hard disk, flash drive.

### The classic RISC pipeline



Instruction fetch Instruction decode Execute Memory Writeback

## The classic RISC pipeline

The tall registers between each stage capture the state of an instruction as it moves through the pipeline.





 $\lambda$ 



## The register file

The register file is accessible to the instruction set.



# Register file in the MIPS

31 registers numbered 1 to 31 Register 0 is always 0 Three ports:

- 1. Read ports for A and B that continuously report the contents of registers A and B
- 2. Write port for C with an enable.

Create a Verilog module that does this.

```
module RegisterFile( input clock, reset,
input [4:0] regA, regB, output [31:0] Aout, Bout,
input [4:0] regC, input writeC, input [31:0] Cin );
// Three-port register file. Registers A and B are read
// continuously, register C can be written.
// Register 0 is always 0.
reg [ 31:0 ] rf[ 1:31 ];
assign Aout = regA := 0 ? rf[ regA] : 0;assign Bout = regB := 0 ? rf [regB] : 0;always @( posedge clock )
  if ( reset )
      begin
      integer i;
      for ( i = 1; i < 32; i = i + 1 )
         rf[i] \leq 0;
      end
   else
      if ( write \& \& regC := 0 )
         rf [ regC \} \leq C in;
```
endmodul<sub>e</sub>

## Instruction and data memories

The MIPS is a Harvard architecture with separate instruction and data memories.



decode

fetch

## Static RAM on an FPGA

Created from the vendor's "IP library" using their tool to describe what you want.





Figure B.66. A 2*<sup>m</sup>* x *n* SRAM block.

#### An example 2-port RAM



#### Specify the size and width.



#### How it will be clocked.



#### Which ports are latched.



What happens if you try to read a location that's being written.



#### Initial values.



#### Other vendor IP libraries needed.



#### Files to be generated.



## Dynamic RAM

IS42S83200B, IS42S16160B



Requires an FSM to refresh periodically. To speed access, usually read or written in burst mode.





(a) When  $V_{GS} = 0$  V, the transistor is off

#### Figure B.43*a*. NMOS transistor when turned off.



(b) When  $V_{GS} = 5$  V, the transistor is on

Figure B.43*b*. NMOS transistor when turned on.



#### Figure B.64. An SRAM cell.



#### Figure B.65. A 2 x 2 array of SRAM cells.



Figure B.72. A 2*<sup>m</sup>* x *n* read-only memory (ROM) block.

# Programmable logic

Historical progression

- 1. Programmable Logic Arrays (PLAs)
- 2. Programmable Array Logic (PAL)
- 3. Complex Programmable Logic Devices (CPLDs)
- 4. Standard cells
- 5. Today's FPGAs



Figure B.24. Programmable logic device as a black box.



Figure B.25. General structure of a PLA.



Figure B.26. Gate-level diagram of a PLA.



Figure B.27. Customary schematic for the PLA in Figure B.26.



AND plane

#### Figure B.28. An example of a PLA.



Figure B.67. An example of a NOR-NOR PLA.



Figure B.68. Using EEPROM transistors to create a programmable NOR plane.

![](_page_33_Figure_0.jpeg)

Figure B.69. Programmable version of a NOR-NOR PLA. *<sup>f</sup>*

![](_page_34_Figure_0.jpeg)

![](_page_35_Figure_0.jpeg)

Figure B.71. PAL programmed to implement two functions in Figure B.70.

![](_page_36_Figure_0.jpeg)

Figure B.29. The 22V10 PAL device.

![](_page_37_Figure_0.jpeg)

Figure B.30. The 22V10 macrocell.

![](_page_38_Picture_0.jpeg)

Figure B.31. A PLCC package with socket.

![](_page_39_Figure_0.jpeg)

Figure B.32. Structure of a complex programmable logic device (CPLD).

![](_page_40_Figure_0.jpeg)

Figure B.33. A section of the CPLD in Figure B.32.

![](_page_41_Figure_0.jpeg)

(b) JTAG programming

#### Figure B.34. CPLD packaging and programming.

![](_page_42_Figure_0.jpeg)

Figure B.40. A section of two rows in a standard-cell chip.

![](_page_43_Figure_0.jpeg)

Figure B.41. A sea-of-gates gate array.

![](_page_44_Figure_0.jpeg)

Figure B.42. The logic function  $f_1 = x_2x_3 + x_1x_3$  in the gate array of Figure B.41.

![](_page_45_Figure_0.jpeg)

(a) General structure of an FPGA

![](_page_45_Figure_2.jpeg)

(b) Pin grid array (PGA) package (bottom view)

Figure B.35. A field-programmable gate array (FPGA).

![](_page_46_Figure_0.jpeg)

![](_page_46_Figure_1.jpeg)

(c) Storage cell contents in the LUT

Figure B.36. A two-input lookup table (LUT).

![](_page_47_Figure_0.jpeg)

Figure B.37. A three-input LUT.

![](_page_48_Figure_0.jpeg)

#### Figure B.38. Inclusion of a flip-flop in an FPGA logic block.

![](_page_49_Figure_0.jpeg)

Source: [https://upload.wikimedia.org/wikipedia/commons/1/1c/FPGA\\_cell\\_example.png](https://upload.wikimedia.org/wikipedia/commons/1/1c/FPGA_cell_example.png)

![](_page_50_Figure_0.jpeg)

Figure B.39. A section of a programmed FPGA.

![](_page_51_Figure_0.jpeg)

Figure B.73. Pass-transistor switches in FPGAs.